Xilinx-Prod-LMS Offerings


Design Process

See more...

Silicon

See more...

Tools

See more...

Technology

See more...

Delivery Type


Market

See more...

Language

See more...

Recommended


Virtual - Designing with the UltraScale and UltraScale+ Architectures
Introduces the UltraScale™ and UltraScale+™ architectures to both new and experienced designers.The emphasis is on:Introducing CLB resources, clock management resources (MMCM and PLL), global and regional clocking res...

Virtual - Designing with the Versal ACAP: Architecture and Methodology
This course helps you to learn about Versal™ ACAP architecture and design methodology. The emphasis of this course is on:▪ Reviewing the architecture of the Versal ACAP▪ Describing the different engines available in t...

Virtual - Designing with the Versal ACAP: Network on Chip
This course introduces the Versal™ ACAP network on chip (NoC) to users familiar with Xilinx devices. Besides providing an overview of the major components in the Versal device, the course illustrates how the NoC is us...

Virtual - Designing with the Versal ACAP: PCI Express Systems
This course introduces the features and capabilities of the PCIe® and Cache Coherent Interconnect blocks in the Versal™ architecture. Learn how to implement aVersal ACAP PCI Express® solution in custom applications to...

Virtual - Designing with the Versal ACAP: Power and Board Design
This course provides a system-level understanding of power and thermal issues related to designing with the Versal™ ACAP. The emphasis of this course is on: Estimating power using power analysis Managing thermal desig...

Virtual - Designing with the Zynq UltraScale+ RFSoC
Provides an overview of the hard block capabilities for the Zynq® UltraScale+™ RFSoC family with a special emphasis on the Data Converter and Soft-Decision FEC blocks.The focus is on:Describing the RFSoC family in gen...

Virtual - Designing with Verilog
Provides a thorough introduction to the Verilog language.The emphasis is on:Writing efficient hardware designsPerforming high-level HDL simulationsEmploying structural, register transfer level (RTL), and behavioral co...

Virtual - Designing with Versal AI Engine 1 - Architecture and Design Flow
This course describes the Versal™ AI Engine architecture, how to program the AI Engines (single kernel programming and multiple kernel programming using dataflow graphs), the data communications between the PL and AI ...

Virtual - Designing with Versal AI Engine 2 - Graph Programming with AI Engine Kernels
This course describes the system design flow and interfaces that can be used for data movements in the Versal™ AI Engine. It also demonstrates how to utilize the advanced MAC intrinsics, AI Engine library for faster d...

Virtual - Designing with Versal AI Engine 3: Kernel Programming and Optimization
This course covers the advanced features of the Versal™ ACAP AI Engine, including debugging an application in the Vitis™ unified software platform, using filter intrinsics, implementing a system design in hardware, an...