Overview

Describes how to build optimal system resets in a design by following Xilinx recommendations. Also investigates the impact of using asynchronous resets in a design. {Lecture, Lab}

Updated 9.2020