Solutions
Products
Support
Sign in
Create an account
Xilinx Customer Training
Home
Silicon
7 Series
Alveo
UltraScale/UltraScale+
Versal ACAP
See more...
Tools
DNNDK
HLS
IP Integrator
ML Suite
See more...
Technology
AWS
DPS
Embedded
Functional Safety & Security
See more...
Schedule
Training
UltraFast Design Methodology
Vivado Design Suite I/O Pin Planning
Vivado Design Suite I/O Pin Planning
Rating :
Overview
Use the I/O Pin Planning layout to perform pin assignments in a design. The relationship between I/O banks and the logic in a design is also described. {Lecture, Lab}
Updated 8.2020
Questions?
Email Us
Frequently Asked Questions