Baselining
Rating :

Overview

Describes the Xilinx-recommended performance baselining procedure to progressively achieve timing closure. At a high level, this means baselining the simple constraints in a design, then adding I/O constraints, and then adding timing exceptions as necessary. {Lecture, Demo, Lab}
Updated 9.2020