Xilinx is now part ofAMDUpdated Privacy Policy
ACAP Data Communications 2
Describes the programming model for the implementation of stream interfaces for the AI Engine kernels and PL kernels. Lists the stream data types that are supported by AI Engine and PL kernels. {Lecture, Lab}
Updated 1.2022 - v2021.2
1 . ACAP Data Communications 2
2 . Versal System Design Clocking - Lab
Questions?