HDL Instantiation Debug Probing Flow
Covers the HDL instantiation flow to create and instantiate a VIO core and observe its behavior using the Vivado logic analyzer. {Lecture, Lab}
Updated 8.2021
1 . HDL Instantiation Debug Probing Flow
2 . HDL Instantiation Debug Probing Flow - Lab