Solutions
Products
Support
Sign in
Create an account
Xilinx Customer Training
Home
Silicon
7 Series
Alveo
UltraScale/UltraScale+
Versal ACAP
See more...
Tools
DNNDK
HLS
IP Integrator
ML Suite
See more...
Technology
AWS
DPS
Embedded
Functional Safety & Security
See more...
Schedule
Training
Virtual - Designing FPGAs Using the Vivado Design Suite 4
Virtual - Designing FPGAs Using the Vivado Design Suite 4
Rating
Add to Cart
Add to Cart
USD Price = 1600
Training Credit Price= 16 TC
Choose Date to View Price by Location
USD Price = 1600
Training Credit Price= 16 TC
Choose Date to View Price by Location
Show Detailed Course Description
Overview
Choose a Date
Learn how to use the advanced aspects of the Vivado® Design Suite and Xilinx hardware.
The focus is on:
Applying timing constraints for source-synchronous and system-synchronous interfaces
Utilizing floorplanning techniques
Employing advanced implementation options
Utilizing Xilinx security features
Identifying advanced FPGA configurations
Debugging a design at the device startup phase
Using Tcl scripting in non-project batch flows
This is the final course in the
Designing FPGAs Using the Vivado Design Suite
series.
View the
course description PDF
for more details.
4/21/2021 - 4/22/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 8
Venue : Online - Technically Speaking
Address :
7/29/2021 - 7/30/2021
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 16
Venue : Online – FasterTechnology LLC
Address :
Questions?
Email Us
Frequently Asked Questions