Xilinx is now part ofAMDUpdated Privacy Policy
Virtual - Designing with the UltraScale and UltraScale+ Architectures
Introduces the UltraScale™ and UltraScale+™ architectures to both new and experienced designers.
The emphasis is on:
  • Introducing CLB resources, clock management resources (MMCM and PLL), global and regional clocking resources, memory and DSP resources, and source-synchronous resources
  • Describing improvements to the dedicated transceivers and Transceiver Wizard
  • Reviewing the Memory Interface Generator (MIG) and DDR4 memory interface capabilities
  • Migrating existing designs and IP to the UltraScale architecture with optimal use of the Vivado® Design Suite
View the course description PDF for more details.

7/5/2022 - 7/8/2022
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 16
Venue : Online - Doulos Ltd
Address :
7/28/2022 - 7/29/2022
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 10
Venue : USA, Online - Faster Technology Online
Address :
8/30/2022 - 9/2/2022
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 16
Venue : Online - Doulos Ltd
Address :
Add to Cart
Show Detailed Course Description
Questions?