Solutions
Products
Support
Sign in
Create an account
Xilinx is now part of
AMD
Updated Privacy Policy
Customer Training Center
Home
Design Process
AI Engine Development
Board System Design
Embedded Software Deve...
See more...
Silicon
7 series
Alveo
Kria
See more...
Tools
DNNDK
Dynamic Function eXchange
HLS
See more...
Technology
AWS
DSP
Embedded
See more...
Schedule
Training
Virtual - Designing FPGAs Using the Vivado Design Suite 2
Virtual - Designing FPGAs Using the Vivado Design Suite 2
Overview
Choose a Date
Learn how to build a more effective FPGA design:
The focus is on:
Using synchronous design techniques
Utilizing the Vivado® IP integrator to create a sub-system
Employing proper HDL coding techniques to improve design performance
Debugging a design with multiple clock domains
This course build on the concepts from the
Designing FPGAs Using the Vivado Design Suite 1
course.
View the
course description PDF
for more details.
6/16/2022 - 6/17/2022
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 8
Venue : Online - Technically Speaking
Address :
8/25/2022 - 8/26/2022
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 16
Venue : USA, Online - Faster Technology Online
Address :
Add to Cart
Add to Cart
USD Price = 1600
Training Credit Price= 16 TC
Choose Date to View Price by Location
USD Price = 1600
Training Credit Price= 16 TC
Choose Date to View Price by Location
Show Detailed Course Description
Questions?
Email Us
Frequently Asked Questions