Xilinx Customer Learning Center

Overview
Choose a Date

Provides a thorough introduction to the VHDL language.

The emphasis is on:

Writing efficient hardware designs
Performing high-level HDL simulations
Employing structural, register transfer level (RTL), and behavioral coding styles
Targeting Xilinx devices specifically and FPGA devices in general
Utilizing best coding practices

View the course description PDF for more details.

7/21/2020 - 7/23/2020
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 14
Venue : USA, VA, Sterling - Executive Conference & Training Center
Address : 22685 Holiday Park Drive, Suite 60,Sterling,VA,USA

8/4/2020 - 8/6/2020
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 14
Venue : USA, MD, Columbia – TBD BLT Venue
Address : 8830 Stanford Boulevard #100,Columbia,MD,USA

8/10/2020 - 8/12/2020
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA

8/25/2020 - 8/27/2020
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 14
Venue : USA, PA, Trevose – TBD BLT Venue
Address : Trevose,PA

9/16/2020 - 9/18/2020
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 16
Venue : USA, TX, Richardson - Avnet Office
Address : 3101 E. Pres George Bush,Richardson,TX,USA

10/5/2020 - 10/7/2020
Time Zone : (GMT+00:00) GMT
Seats Remaining : 10
Venue : AUT, Vienna - So-Logic Office
Address : Lustkandlg. 52,Vienna,AUSTRIA

12/14/2020 - 12/16/2020
Time Zone : (GMT+00:00) GMT
Seats Remaining : 10
Venue : AUT, Vienna - So-Logic Office
Address : Lustkandlg. 52,Vienna,AUSTRIA

Questions?