Classroom - Designing with Verilog | Xilinx Customer Learning Center

Overview
Choose a Date

Provides a thorough introduction to the Verilog language.

The emphasis is on:

Writing efficient hardware designs
Performing high-level HDL simulations
Employing structural, register transfer level (RTL), and behavioral coding styles
Targeting Xilinx devices specifically and FPGA devices in general
Utilizing best coding practices

This course covers Verilog 1995 and 2001.

View the course description PDF for more details.

11/2/2021 - 11/4/2021
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA

12/12/2021 - 12/20/2021
Time Zone : (GMT+02:00) Israel ,Jerusalem
Seats Remaining : 20
Venue : To Be Determined
Address :

Questions?

Email Us
Frequently Asked Questions