Classroom - Designing with SystemVerilog
Provides a thorough introduction to SystemVerilog constructs for design.This focus is on:
- Writing RTL code using the new constructs available in SystemVerilog
- Reviewing new data types, structs, unions, arrays, procedural blocks, re-usable tasks, functions, and packages
- Targeting and optimizing Xilinx devices using SystemVerilog
