Classroom - Designing FPGAs Using the Vivado Design Suite 4
Rating
Learn how to use the advanced aspects of the Vivado® Design Suite and Xilinx hardware.
The focus is on:
  • Applying timing constraints for source-synchronous and system-synchronous interfaces
  • Utilizing floorplanning techniques
  • Employing advanced implementation options
  • Utilizing Xilinx security features
  • Identifying advanced FPGA configurations
  • Debugging a design at the device startup phase
  • Using Tcl scripting in non-project batch flows
This is the final course in the Designing FPGAs Using the Vivado Design Suite series.
View the course description PDF for more details.

7/14/2021 - 7/15/2021
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 4
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 10b,Heesch,THE NETHERLANDS
10/18/2021 - 10/19/2021
Time Zone : (GMT+02:00) Israel ,Jerusalem
Seats Remaining : 20
Venue : To Be Determined
Address :