Classroom - Designing FPGAs Using the Vivado Design Suite 3

Overview
Choose a Date

Learn how to effectively employ timing closure techniques.

This course includes:

Demonstrating timing closure techniques such as baselining, pipelining, and synchronization circuits
Showing optimum HDL coding techniques that help with design timing closure
Illustrating the advanced capabilities of the Vivado® logic analyzer to debug a design

This course builds further on the previous Designing FPGAs Using the Vivado Design Suite courses.

View the course description PDF for more details.

5/30/2022 - 5/31/2022
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 8
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 10b,Heesch,NETHERLANDS

Enroll Now

Show Detailed Course Description

Questions?

Email Us
Frequently Asked Questions