Classroom - Designing FPGAs Using the Vivado Design Suite 3
Rating
Learn how to effectively employ timing closure techniques.
This course includes:
  • Demonstrating timing closure techniques such as baselining, pipelining, and synchronization circuits
  • Showing optimum HDL coding techniques that help with design timing closure
  • Illustrating the advanced capabilities of the Vivado® logic analyzer to debug a design
This course builds further on the previous Designing FPGAs Using the Vivado Design Suite courses.
View the course description PDF for more details.

3/16/2021 - 3/30/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : To Be Determined
Address :
4/8/2021 - 4/9/2021
Time Zone : (GMT-05:00)Central Daylight Time Chicago
Seats Remaining : 16
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd,Suite 505,Orono,MN,USA
7/12/2021 - 7/19/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : To Be Determined
Address :
9/12/2021 - 9/14/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : To Be Determined
Address :