Xilinx Customer Learning Center

Overview
Choose a Date

Learn how to build a more effective FPGA design:

The focus is on:

Using synchronous design techniques
Utilizing the Vivado® IP integrator to create a sub-system
Employing proper HDL coding techniques to improve design performance
Debugging a design with multiple clock domains

This course builds on the concepts from the Designing FPGAs Using the Vivado Design Suite 1 course.

View the course description PDF for more details.

3/8/2021 - 3/9/2021
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA

4/5/2021 - 4/6/2021
Time Zone : (GMT-05:00)Central Daylight Time Chicago
Seats Remaining : 16
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd,Suite 505,Orono,MN,USA

4/12/2021 - 4/13/2021
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA

5/17/2021 - 5/18/2021
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA

6/14/2021 - 6/22/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : To Be Determined
Address :

9/5/2021 - 9/13/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : To Be Determined
Address :

12/22/2021 - 12/30/2021
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : To Be Determined
Address :

Questions?