Solutions
Products
Support
Sign in
Create an account
Xilinx is now part of
AMD
Updated Privacy Policy
Customer Training Center
Home
Design Process
AI Engine Development
Board System Design
Embedded Software Deve...
See more...
Silicon
7 series
Alveo
Kria
See more...
Tools
DNNDK
Dynamic Function eXchange
HLS
See more...
Technology
AWS
DSP
Embedded
See more...
Schedule
Training
Classroom - Designing FPGAs Using the Vivado Design Suite 1
Classroom - Designing FPGAs Using the Vivado Design Suite 1
Overview
Choose a Date
Offers introductory training on the Vivado® Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.
The course provides experience with:
Creating a Vivado Design Suite project with source files
Simulating a design
Performing pin assignments
Applying basic timing constraints
Synthesizing and implementing
Debugging a design
Generating and downloading a bitstream onto a demo board
View the
course description PDF
for more details.
5/30/2022 - 5/31/2022
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 8
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 10b,Heesch,NETHERLANDS
Add to Cart
Add to Cart
EUR Price = 2000
USD Price = 1600
Training Credit Price= 20 TC
Choose Date to View Price by Location
Show Detailed Course Description
Questions?
Email Us
Frequently Asked Questions