Virtual - Designing with Versal AI Engine 1 - Architecture and Design Flow
This course describes the Versal™ AI Engine architecture, how to program the AI Engines (single kernel programming and multiple kernel programming using dataflow graphs), the data communications between the PL and AI Engines, and how to analyze the kernel program using various debugger features.

The emphasis of this course is on:
  • Illustrating the AI Engine architecture
  • Designing single AI Engine kernels using the Vitis™ unified software platform
  • Designing multiple AI kernels using data flow graphs with the Vitis IDE
  • Reviewing the data movement between AI Engines, between AI Engines via memory and DMA, and between AI Engines to programmable logic (PL)
  • Analyzing and debugging kernel performance

7/7/2022 - 7/8/2022
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 16
Venue : USA, Online - Faster Technology Online
Address :
7/18/2022 - 7/19/2022
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 8
Venue : Online - MVD
Address :
7/25/2022 - 7/28/2022
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 16
Venue : Online 2 - Doulos Inc
Address :
9/13/2022 - 9/14/2022
Time Zone : (GMT+09:00) Osaka, Sapporo, Tokyo
Seats Remaining : 12
Venue : Online HDLAB2
Address : 3-17-6 Shin-Yokohama, Kohoku-ku,Yokohama, Kanagawa,JAPAN
11/9/2022 - 11/10/2022
Time Zone : (GMT-05:00) Eastern Time (US & Canada)
Seats Remaining : 20
Venue : Online - BLT
Address : www.bltinc.com