Timing Closure Techniques
Course Details
Length: 16 Hours
Number of Labs: 6
Number of Chapter: 12
Current Version: 2021.2
Number of Demos: 0

Overview

Learn how to apply UltraFast Design Methodology timing closure techniques and to achieve timing closure for a given design.
The emphasis of this content is on:
  • Applying initial design checks and reviewing timing summary and methodology reports for a design
  • Using baselining to verify that a design meets timing goals and applying the guidelines described in the baselining process
  • Identifying and resolving setup and hold violations
  • Reducing logic delays, net delays, and congestion in a design
  • Improving clock skew and clock uncertainty
  • Performing Pblock-based and super logic region (SLR)-based analysis to identify challenges and improve timing closure
  • Performing quality of results (QoR) assessments at different stages to improve the QoR score
  • Implementing Intelligent Design Runs (IDR) to automate analysis and timing closure for complex designs
Added 4.2022
  • USD Price = 199
Training Credit Price = 2 TC
Related Courses
Designing with the UltraScale and UltraScale+ Architectures
Learn More>
Designing with the Versal ACAP: Architecture and Methodology
Learn More>
Designing with the Versal ACAP: Network on Chip
Learn More>