Overview

This content builds on the concepts from the Designing FPGAs Using the Vivado Design Suite 1 course.

Learn how to build a more effective FPGA design.

The focus is on:

Using synchronous design techniques
Utilizing the Vivado® IP integrator to create a sub-system
Employing proper HDL coding techniques to improve design performance
Debugging a design with multiple clock domains

View thecourse description PDF for more details.

Updated 8.2021

Courses

UltraFast Design Methodology - Design Creation

Synchronous Design Techniques

Resets

Register Duplication

UltraScale Architecture Clocking Resources

Versal ACAP - Clocking Architecture Introduction

UltraScale Architecture I/O Resources (FPGAs Suite 2)

Versal ACAP: SelectIO Resources

Clocking and I/O Resources in the Versal ACAP

Creating and Packaging Custom IP

Using an IP Container

Designing with the IP Integrator

Timing Constraints Editor

Report Clock Networks

Timing Summary Report

Clock Group Constraints

Introduction to Timing Exceptions

Power Analysis and Optimization Using the Vivado Design Suite

Configuration Process

HDL Instantiation Debug Probing Flow

Scripting in Vivado Design Suite Project Mode

Design Analysis Using Tcl Commands

Designing FPGAs Using the Vivado Design Suite 2 Full Course Quiz

Questions?